lkml.org 
[lkml]   [2015]   [May]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH v5 19/21] clk: tegra: Add Super Gen5 Logic
From
On Tue, May 12, 2015 at 10:24 AM, Rhyland Klein <rklein@nvidia.com> wrote:
> From: Bill Huang <bilhuang@nvidia.com>
>
> Super clock divider control and clock source mux of Tegra210 has changed
> a little against prior SoCs, this patch adds Gen5 logic to address those
> differences.
>
> Signed-off-by: Bill Huang <bilhuang@nvidia.com>

It looks like Mikko's and Thierry's EMC changes landed since you rebased :

0c1135f clk: tegra: EMC clock driver depends on EMC driver
dc9fdb6 clk: tegra: Add EMC clock driver

So v5 doesn't apply cleanly anymore. Could you rebase?

> ---
> v2:
> - Fixed sclk divider address (0x370 -> 0x2c)


--
Benson Leung
Software Engineer, Chrom* OS
bleung@chromium.org


\
 
 \ /
  Last update: 2015-05-13 22:41    [W:0.393 / U:1.592 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site