lkml.org 
[lkml]   [2013]   [Nov]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v3 8/9] ARM: add Armada 1500-mini and Chromecast device tree files
On Tue, 5 Nov 2013 06:28:42 -0800
Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> wrote:

> This adds very basic device tree files for the Marvell Armada
> 1500-mini SoC (Berlin BG2CD) and the Google Chromecast. Currently,
> SoC only has nodes for cpu, some clocks, l2 cache controller, local
> timer, apb timers, uart, and interrupt controllers.
> The Google Chromecast is a consumer device comprising the Armada
> 1500-mini SoC above.
>
> Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
> ---
> Changelog:
> v3:
> - initial patch
>
> Cc: Rob Herring <rob.herring@calxeda.com>
> Cc: Pawel Moll <pawel.moll@arm.com>
> Cc: Mark Rutland <mark.rutland@arm.com>
> Cc: Stephen Warren <swarren@wwwdotorg.org>
> Cc: Ian Campbell <ijc+devicetree@hellion.org.uk>
> Cc: Rob Landley <rob@landley.net>
> Cc: Russell King <linux@arm.linux.org.uk>
> Cc: devicetree@vger.kernel.org
> Cc: linux-doc@vger.kernel.org
> Cc: linux-arm-kernel@lists.infradead.org
> Cc: linux-kernel@vger.kernel.org
> ---
> arch/arm/boot/dts/Makefile | 3 +-
> arch/arm/boot/dts/berlin2cd-google-chromecast.dts | 29 +++
> arch/arm/boot/dts/berlin2cd.dtsi | 212
> +++++++++++++++++++++ 3 files changed, 243 insertions(+), 1 deletion(-)
> create mode 100644 arch/arm/boot/dts/berlin2cd-google-chromecast.dts
> create mode 100644 arch/arm/boot/dts/berlin2cd.dtsi
>
> diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
> index c9c1a6c..dac733f 100644
> --- a/arch/arm/boot/dts/Makefile
> +++ b/arch/arm/boot/dts/Makefile
> @@ -47,7 +47,8 @@ dtb-$(CONFIG_ARCH_BCM2835) += bcm2835-rpi-b.dtb
> dtb-$(CONFIG_ARCH_BCM) += bcm11351-brt.dtb \
> bcm28155-ap.dtb
> dtb-$(CONFIG_ARCH_BERLIN) += \
> - berlin2-sony-nsz-gs7.dtb
> + berlin2-sony-nsz-gs7.dtb \
> + berlin2cd-google-chromecast.dtb
> dtb-$(CONFIG_ARCH_DAVINCI) += da850-enbw-cmc.dtb \
> da850-evm.dtb
> dtb-$(CONFIG_ARCH_DOVE) += dove-cm-a510.dtb \
> diff --git a/arch/arm/boot/dts/berlin2cd-google-chromecast.dts
> b/arch/arm/boot/dts/berlin2cd-google-chromecast.dts new file mode 100644
> index 0000000..bcd81ff
> --- /dev/null
> +++ b/arch/arm/boot/dts/berlin2cd-google-chromecast.dts
> @@ -0,0 +1,29 @@
> +/*
> + * Device Tree file for Google Chromecast
> + *
> + * Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
> + *
> + * This file is licensed under the terms of the GNU General Public
> + * License version 2. This program is licensed "as is" without any
> + * warranty of any kind, whether express or implied.
> + */
> +
> +/dts-v1/;
> +
> +#include "berlin2cd.dtsi"
> +
> +/ {
> + model = "Google Chromecast";
> + compatible = "google,chromecast", "marvell,berlin2cd",
> "marvell,berlin"; +
> + chosen {
> + bootargs = "console=ttyS0,115200 earlyprintk";
> + };
> +
> + memory {
> + device_type = "memory";
> + reg = <0x00000000 0x20000000>; /* 512 MB */
> + };
> +};
> +
> +&uart0 { status = "okay"; };
> diff --git a/arch/arm/boot/dts/berlin2cd.dtsi
> b/arch/arm/boot/dts/berlin2cd.dtsi new file mode 100644
> index 0000000..40d1bed
> --- /dev/null
> +++ b/arch/arm/boot/dts/berlin2cd.dtsi
> @@ -0,0 +1,212 @@
> +/*
> + * Device Tree Include file for Marvell Armada 1500-mini (Berlin BG2CD) SoC
> + *
> + * Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
> + *
> + * based on GPL'ed 2.6 kernel sources
> + * (c) Marvell International Ltd.
> + *
> + * This file is licensed under the terms of the GNU General Public
> + * License version 2. This program is licensed "as is" without any
> + * warranty of any kind, whether express or implied.
> + */
> +
> +#include "skeleton.dtsi"
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +/ {
> + model = "Marvell Armada 1500-mini (BG2CD) SoC";
> + compatible = "marvell,berlin2cd", "marvell,berlin";
> +
> + cpus {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + cpu@0 {
> + compatible = "arm,cortex-a9";
> + device_type = "cpu";
> + next-level-cache = <&l2>;
> + reg = <0>;
> + };
> + };
> +
> + clocks {
> + smclk: sysmgr-clock {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <25000000>;
> + };
> +
> + cfgclk: cfg-clock {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <75000000>;
> + };
> +
> + sysclk: system-clock {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <300000000>;
> + };
> + };
> +
> + soc {
> + compatible = "simple-bus";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + interrupt-parent = <&gic>;
> +
> + ranges = <0 0xf7000000 0x1000000>;
> +
> + l2: l2-cache-controller@ac0000 {
> + compatible = "arm,pl310-cache";
> + reg = <0xac0000 0x1000>;
> + cache-unified;
> + cache-level = <2>;
> + arm,prefetch-ctrl = <0x70000007>;
> + arm,pwr-ctrl = <0x3>;
These two setting depend on the following prefetch and power control support patch.
We have it in our internal tree for a long time.

http://lists.infradead.org/pipermail/linux-arm-kernel/2013-November/209700.html
> + };
> +
> + gic: interrupt-controller@ad1000 {
> + compatible = "arm,cortex-a9-gic";
> + reg = <0xad1000 0x1000>, <0xad0100 0x0100>;
> + interrupt-controller;
> + #interrupt-cells = <3>;
> + };
> +
> + local-timer@ad0600 {
> + compatible = "arm,cortex-a9-twd-timer";
> + reg = <0xad0600 0x20>;
> + interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&sysclk>;
> + };
> +
> + apb@e80000 {
> + compatible = "simple-bus";
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + ranges = <0 0xe80000 0x10000>;
> + interrupt-parent = <&aic>;
> +
> + timer0: timer@2c00 {
> + compatible = "snps,dw-apb-timer";
snps,dw-apb-timer-osc?
> + reg = <0x2c00 0x14>;
> + interrupts = <8>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "okay";
> + };
> +
> + timer1: timer@2c14 {
> + compatible = "snps,dw-apb-timer";
ditto for the remaining
> + reg = <0x2c14 0x14>;
> + interrupts = <9>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "okay";
> + };
> +
> + timer2: timer@2c28 {
> + compatible = "snps,dw-apb-timer";
> + reg = <0x2c28 0x14>;
> + interrupts = <10>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "disabled";
> + };
> +
> + timer3: timer@2c3c {
> + compatible = "snps,dw-apb-timer";
> + reg = <0x2c3c 0x14>;
> + interrupts = <11>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "disabled";
> + };
> +
> + timer4: timer@2c50 {
> + compatible = "snps,dw-apb-timer";
> + reg = <0x2c50 0x14>;
> + interrupts = <12>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "disabled";
> + };
> +
> + timer5: timer@2c64 {
> + compatible = "snps,dw-apb-timer";
> + reg = <0x2c64 0x14>;
> + interrupts = <13>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "disabled";
> + };
> +
> + timer6: timer@2c78 {
> + compatible = "snps,dw-apb-timer";
> + reg = <0x2c78 0x14>;
> + interrupts = <14>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "disabled";
> + };
> +
> + timer7: timer@2c8c {
> + compatible = "snps,dw-apb-timer";
> + reg = <0x2c8c 0x14>;
> + interrupts = <15>;
> + clocks = <&cfgclk>;
> + clock-names = "timer";
> + status = "disabled";
> + };
> +
> + aic: interrupt-controller@3000 {
> + compatible = "snps,dw-apb-ictl";
> + reg = <0x3000 0xc00>;
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + interrupt-parent = <&gic>;
> + interrupts = <GIC_SPI 3
> IRQ_TYPE_LEVEL_HIGH>;
> + };
> + };
> +
> + apb@fc0000 {
> + compatible = "simple-bus";
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + ranges = <0 0xfc0000 0x10000>;
> + interrupt-parent = <&sic>;
> +
> + uart0: serial@9000 {
> + compatible = "snps,dw-apb-uart";
> + reg = <0x9000 0x100>;
> + reg-shift = <2>;
> + reg-io-width = <1>;
> + interrupts = <8>;
> + clocks = <&smclk>;
> + status = "disabled";
> + };
> +
> + uart1: serial@a000 {
> + compatible = "snps,dw-apb-uart";
> + reg = <0xa000 0x100>;
> + reg-shift = <2>;
> + reg-io-width = <1>;
> + interrupts = <9>;
> + clocks = <&smclk>;
> + status = "disabled";
> + };
> +
> + sic: interrupt-controller@e000 {
> + compatible = "snps,dw-apb-ictl";
> + reg = <0xe000 0x400>;
> + interrupt-controller;
> + #interrupt-cells = <1>;
> + interrupt-parent = <&gic>;
> + interrupts = <GIC_SPI 15
> IRQ_TYPE_LEVEL_HIGH>;
> + };
> + };
> + };
> +};
> --
> 1.7.10.4
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel



\
 
 \ /
  Last update: 2013-11-07 07:21    [W:0.391 / U:1.124 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site