lkml.org 
[lkml]   [2020]   [Jan]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH V4 0/4] clk: imx: imx8m: introduce imx8m_clk_hw_composite_core
Date
From: Peng Fan <peng.fan@nxp.com>

V4:
Per Leonard's comments, added new definitions and _SRC/CG/DIV are
alias to the new definition.
Did boot test on i.MX8MQ/M/N-EVK

V3:
Add CLK_SET_RATE_NO_REPARENT and CLK_OPS_PARENT_ENABLE for core
Avoid break DT for i.MX8MQ

V2:
Rename imx8m_clk_hw_core_composite to imx8m_clk_hw_composite_core
Add Abel's tag

To i.MX8M family, there are different types of clock slices,
bus/core/ip and etc. Currently, the imx8m_clk_hw_composite
api could only handle bus and ip clock slice, it could
not handle core slice. The difference is core slice not have
pre divider and the width of post divider is 3 bits.

To simplify code and reuse imx8m_clk_hw_composite, introduce a
flag IMX_COMPOSITE_CORE to differentiate the slices.

With this new helper, we could simplify i.MX8M SoC clk drivers.


Peng Fan (4):
clk: imx: composite-8m: add imx8m_clk_hw_composite_core
clk: imx: imx8mq: use imx8m_clk_hw_composite_core
clk: imx: imx8mm: use imx8m_clk_hw_composite_core
clk: imx: imx8mn: use imx8m_clk_hw_composite_core

drivers/clk/imx/clk-composite-8m.c | 18 ++++++++++++----
drivers/clk/imx/clk-imx8mm.c | 35 +++++++++++++++++++-------------
drivers/clk/imx/clk-imx8mn.c | 19 +++++++++--------
drivers/clk/imx/clk-imx8mq.c | 34 +++++++++++++++++--------------
drivers/clk/imx/clk.h | 13 ++++++++++--
include/dt-bindings/clock/imx8mm-clock.h | 7 ++++++-
include/dt-bindings/clock/imx8mn-clock.h | 5 ++++-
include/dt-bindings/clock/imx8mq-clock.h | 7 ++++++-
8 files changed, 92 insertions(+), 46 deletions(-)

--
2.16.4

\
 
 \ /
  Last update: 2020-01-28 06:30    [W:0.081 / U:0.076 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site