[lkml]   [2002]   [Aug]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: A question about cache coherence
On Monday 19 August 2002 11:21 am, Xuehua Chen wrote:
> Met a problem in my research. I run some code on a
> Xeon
> dual-processor machine. It seems to me that there is a
> cache coherence problem. As I am not so familiar
> to this topic, I would like to ask some experts about
> the following questions.
> 1. Do Xeon processors have hardware mechanisms to
> maintain cache coherence?

Someone at Intel can correct me, but I believe they use a modified MESI cache
coherency protocol. Note that this coherency does not guarantee indivisible
read-modify-write operations unless atomic opcodes are used. (xchg or lock

> 2. Does the SMP kernel handle the cache coherence
> problem

See Alan's and others' postings. The kernel relies on the hardware to keep
its act straight, then takes care of MMU coherency.

> 3. What should I do if both of them don't handle cache
> coherence.

See 1 and 2. Consider using futexes or some other mutex mechanism appropriate
to user or kernel code.

> Thanks.
> Frank Samuel

James Cleverdon
IBM xSeries Linux Solutions
{jamesclv(Unix, preferred), cleverdj(Notes)} at us dot ibm dot com

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:28    [W:0.074 / U:0.856 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site