lkml.org 
[lkml]   [2016]   [Jan]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/2] dra72: add support for PCIE 2 lane mode
Date
dra72 reuse the USB PHY for the PCIe 2n lane. So in order for PCIe x2 mode
to work in dra72, certain special configuration has to be made in
USB PHY. This patch series adds those configurations.

In order to enable PCIe x2 mode in DRA72, USB should be disabled.

Certain board modifications has to be done in order to test
x2 mode in dra72-evm.

Patch series is rebased on top of linux-phy next

Kishon Vijay Abraham I (2):
phy: ti-pipe3: get tx and rx MEM resource
phy: ti-pipe3: configure usb3 phy to be used as pcie phy

Documentation/devicetree/bindings/phy/ti-phy.txt | 2 +
drivers/phy/phy-ti-pipe3.c | 57 +++++++++++++++++++++-
2 files changed, 58 insertions(+), 1 deletion(-)

--
1.7.9.5



\
 
 \ /
  Last update: 2016-01-06 12:41    [W:0.246 / U:0.016 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site