lkml.org 
[lkml]   [1999]   [Aug]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: New resources - pls, explain :-(
Date
From
>Consider the following sequence of driver events:
>
>1. adapter DMAs into host memory
>2. DMA completes
>3. host reads DMA-ed data out of host memory
>
>A non-cache-coherent bus means that you need to insert a magic step
>between 2 and 3 to guarantee that the CPU reads the new data. (it
>also affects the opposite process, where the CPU writes to host memory,
>and then the adapter DMAs out of it)

This is what the dma_cache_xxx functions defined in asm/io.h are for.

p.



-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:53    [W:0.253 / U:0.364 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site