Messages in this thread Patch in this message | | | Date | Thu, 18 Jan 2024 18:52:24 -0800 | From | Pawan Gupta <> | Subject | [PATCH] x86/msr-index: Fix the order of ARCH_CAP_XAPIC_DISABLE bit |
| |
XAPIC_DISABLE bit of MSR_IA32_ARCH_CAP is not in correct order, fix it.
No functional change.
Signed-off-by: Pawan Gupta <pawan.kumar.gupta@linux.intel.com> --- arch/x86/include/asm/msr-index.h | 9 ++++----- 1 file changed, 4 insertions(+), 5 deletions(-)
diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index 1d51e1850ed0..c72d68fc774f 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -152,6 +152,10 @@ * are restricted to targets in * kernel. */ +#define ARCH_CAP_XAPIC_DISABLE BIT(21) /* + * IA32_XAPIC_DISABLE_STATUS MSR + * supported + */ #define ARCH_CAP_PBRSB_NO BIT(24) /* * Not susceptible to Post-Barrier * Return Stack Buffer Predictions. @@ -166,11 +170,6 @@ * Data Sampling (GDS). */ -#define ARCH_CAP_XAPIC_DISABLE BIT(21) /* - * IA32_XAPIC_DISABLE_STATUS MSR - * supported - */ - #define MSR_IA32_FLUSH_CMD 0x0000010b #define L1D_FLUSH BIT(0) /* * Writeback and invalidate the base-commit: 0dd3ee31125508cd67f7e7172247f05b7fd1753a -- 2.34.1
| |