lkml.org 
[lkml]   [2023]   [May]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH 0/2] MT8192/95: Set correct MSDCPLL rate
From


On 22/05/2023 11:30, AngeloGioacchino Del Regno wrote:
> This series improves both stability/reliability and performance for
> eMMC and SD cards on MT8192 and MT8195, where the PLL may be set at
> a sub-optimal rate from the bootloader.
>
> This was tested on MT8192 Asurada Spherion and MT8195 Cherry Tomato
> Chromebooks.
>
> AngeloGioacchino Del Regno (2):
> arm64: dts: mediatek: mt8192: Make sure MSDCPLL's rate is 400MHz
> arm64: dts: mediatek: mt8195: Make sure MSDCPLL's rate is 400MHz
>
> arch/arm64/boot/dts/mediatek/mt8192.dtsi | 2 ++
> arch/arm64/boot/dts/mediatek/mt8195.dtsi | 2 ++
> 2 files changed, 4 insertions(+)
>

Whole series applied, thanks a lot!
Matthias

\
 
 \ /
  Last update: 2023-05-29 18:09    [W:0.080 / U:0.776 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site