lkml.org 
[lkml]   [2023]   [Dec]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/3] arm64: dts: ti: Add Itap Delay Value For High Speed DDR
Date
This Series adds Itap Delay Value for DDR52 speed mode for eMMC in
J7200 and for DDR50 speed mode for MMCSD in J721s2 and J784s4 SoC.

Rebased to next-20231201

Bhavya Kapoor (3):
arm64: dts: ti: k3-j7200-main: Add Itap Delay Value For DDR52 speed
mode
arm64: dts: ti: k3-j721s2-main: Add Itap Delay Value For DDR50 speed
mode
arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed
mode

arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 1 +
arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 1 +
arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1 +
3 files changed, 3 insertions(+)

--
2.34.1

\
 
 \ /
  Last update: 2023-12-01 09:21    [W:0.850 / U:0.496 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site