lkml.org 
[lkml]   [2020]   [Mar]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: [PATCH] arm64: dts: imx8mq-phanbell: Fix Ethernet PHY post-reset duration
Hi Alifer,

On Fri, Mar 6, 2020 at 7:41 AM Alifer Moraes <alifer.wsdm@gmail.com> wrote:
>
> i.MX8MQ Phanbell board uses Realtek RTL8211FD as Ethernet PHY.
> Its datasheet states that the proper post reset duration should be at least 50 ms.

The datasheet I found in the web states:

"The RTL8211F(I)/RTL8211FD(I) has a PHYRSTB pin to reset the chip. For
a complete PHY reset, this pin must be asserted low for at least 10ms
(Tgap in Figure 9) for the internal regulator. Wait for a further 30ms
(for internal circuits settling time) before accessing the PHY
register"

Where does the 50ms requirement come from? Do you have an updated
datasheet that says 50ms instead?

Please clarify.

Thanks

\
 
 \ /
  Last update: 2020-03-13 17:33    [W:0.063 / U:4.124 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site