lkml.org 
[lkml]   [2019]   [Jun]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v3 0/3] x86/asm: Pin sensitive CR4 and CR0 bits
Date
Hi,

This updates the cr pinning series to allow for no silent papering-over
of pinning bugs (thanks to tglx to pointing out where I needed to poke
cr4 harder). I've tested with under normal boot and hibernation.

-Kees

Kees Cook (3):
lkdtm: Check for SMEP clearing protections
x86/asm: Pin sensitive CR4 bits
x86/asm: Pin sensitive CR0 bits

arch/x86/include/asm/special_insns.h | 37 +++++++++++++++-
arch/x86/kernel/cpu/common.c | 20 +++++++++
arch/x86/kernel/smpboot.c | 8 +++-
drivers/misc/lkdtm/bugs.c | 66 ++++++++++++++++++++++++++++
drivers/misc/lkdtm/core.c | 1 +
drivers/misc/lkdtm/lkdtm.h | 1 +
6 files changed, 130 insertions(+), 3 deletions(-)

--
2.17.1

\
 
 \ /
  Last update: 2019-06-18 06:56    [W:0.214 / U:0.116 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site