lkml.org 
[lkml]   [2019]   [Feb]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v5 0/2] i2c: designware: Add support for a bus clock
Date
The Synopsys I2C Controller has an interface clock that some SoCs 
require to access the registers. This series also details the new clock
property in the bindings documentation.

v5:
- Code comments and commit messages updated to reference "interface clock"
instead of "peripheral clock".

v4:
- Code comments and commit messages updated to reference "peripheral
clock"
instead of "bus clock".

v3:
- busclk renamed to pclk.
- Added comment with dw_i2c_dev struct definition describing pclk.
- Added enable rollback of first clock if second fails to enable.
- Changed clocks and clock-names sections to use term "peripheral clock"
(pclk) instead of "bus clock" (busclk) in dt-bindings documentation.

v2:
- Use new devm_clk_get_optional() function as it simplifies handling when
the optional clock is not present.

Phil Edworthy (2):
dt: snps,designware-i2c: Add clock bindings documentation
i2c: designware: Add support for an interface clock

.../devicetree/bindings/i2c/i2c-designware.txt | 9 +++++++++
drivers/i2c/busses/i2c-designware-common.c | 18 ++++++++++++++++--
drivers/i2c/busses/i2c-designware-core.h | 2 ++
drivers/i2c/busses/i2c-designware-platdrv.c | 5 +++++
4 files changed, 32 insertions(+), 2 deletions(-)

--
2.7.4

\
 
 \ /
  Last update: 2019-02-28 15:01    [W:0.323 / U:0.276 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site