Messages in this thread Patch in this message | | | From | Clément Péron <> | Subject | [PATCH v2 3/5] Documentation: DT: add i.MX EPIT timer binding | Date | Tue, 29 May 2018 17:04:53 +0200 |
| |
From: Clément Peron <clement.peron@devialet.com>
Add devicetree binding document for NXP's i.MX SoC specific EPIT timer driver.
Signed-off-by: Clément Peron <clement.peron@devialet.com> --- .../devicetree/bindings/clock/imx6q,epit.txt | 25 +++++++++++++++++++ 1 file changed, 25 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx6q,epit.txt
diff --git a/Documentation/devicetree/bindings/clock/imx6q,epit.txt b/Documentation/devicetree/bindings/clock/imx6q,epit.txt new file mode 100644 index 000000000000..d54d455cebdc --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx6q,epit.txt @@ -0,0 +1,25 @@ +Binding for the i.MX6 EPIT timer + +This binding uses the common clock binding[1]. + +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt + +Required properties: +- compatible: should be "fsl,imx6q-epit" +- reg: physical base address of the controller and length of memory mapped + region. +- interrupts: Should contain EPIT controller interrupt +- clocks: list of clock specifiers, must contain an entry for each required + entry in clock-names +- clock-names : as described in the clock bindings + +Example: + epit1: epit@20d0000 { + compatible = "fsl,imx6q-epit"; + reg = <0x020d0000 0x4000>; + interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clks IMX6QDL_CLK_EPIT1>, + <&clks IMX6QDL_CLK_IPG_PER>, + <&clks IMX6QDL_CLK_CKIL>; + clock-names = "ipg", "per", "ckil"; + }; -- 2.17.0
| |