Messages in this thread | | | Date | Fri, 27 Sep 2013 04:22:35 +0200 | From | Wolfram Sang <> | Subject | Re: [PATCH] i2c-designware: 10-bit addressing mode enabling if I2C_DYNAMIC_TAR_UPDATE is set. |
| |
On Fri, Sep 27, 2013 at 02:57:35AM +0800, Chew, Chiau Ee wrote: > According to Designware I2C spec, if I2C_DYNAMIC_TAR_UPDATE is set to 1, > the 10-bit addressing mode is controlled by IC_10BITADDR_MASTER bit of > IC_TAR register instead of IC_CON register. The IC_10BITADDR_MASTER > in IC_CON register becomes read-only copy. Since I2C_DYNAMIC_TAR_UPDATE > value can't be detected from hardware register, so we will always set the > IC_10BITADDR_MASTER bit in both IC_CON and IC_TAR register whenever 10-bit > addresing mode is requested by user application. > > Signed-off-by: Chew, Chiau Ee <chiau.ee.chew@intel.com> > Reviewed-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Applied to for-current, thanks!
[unhandled content-type:application/pgp-signature] | |