Messages in this thread |
The dcdbas driver can do an I/O write to cause a SMI to occur. On some systems I/O writes are posted in the chipset and don't complete immediately. This can result in the SMI happening at a later time. This can result in random failures since the SMI handler expects the EBX register to contain a pointer, and the handler can write to memory. | ||||||||||||
Last update: 2011-01-18 19:23 [W:0.043 / U:0.208 seconds] ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site |