[lkml]   [2008]   [May]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: HELP: Is writeq an atomic operation??
    > > I don't have an authoritative answer, but I can say that I coded
    > > drivers/infiniband/hw/mthca and .../mlx4 assuming that writeq() is
    > > atomic in the sense that you say, and no one has reported any problems.
    > >
    > If you're not under lock you're screwed on a 32-bit platform.

    So what cycles does an MMX, SSE or double float store generate on the
    bus ?


     \ /
      Last update: 2008-05-03 16:47    [W:0.018 / U:0.848 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site