Messages in this thread | | | Date | Sat, 08 Jun 2002 22:29:42 -0700 (PDT) | Subject | Re: PCI DMA to small buffers on cache-incoherent arch | From | "David S. Miller" <> |
| |
From: "Albert D. Cahalan" <acahalan@cs.uml.edu> Date: Sat, 8 Jun 2002 21:30:31 -0400 (EDT)
On a non-SMP system, would it be OK to map all the memory without memory coherency enabled? You seem to be implying that one only needs to implement some mechanism in pci_map_single() to handle flushing cache lines (write back, then invalidate).
This would be useful for Macs.
It's just avoiding flushing by effecting flushing the cache after every load/store the cpu does, so of course it would work.
It would be slow as hell, but it would work. - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |