lkml.org 
[lkml]   [1999]   [Sep]   [11]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: smb tlb flushing
IIRC, this is yet another optimization, e.g.:

CPU1: uses mm1 as "current->mm" and "current->active_mm".
CPU2: run in lazy tlb mode, uses mm1 as active mm.

if CPU1 makes multiple changes to mm1, then only one TLB-IPI is nessary:
after the first IPI, there are no user mode entries in the TLB of CPU2,
so there is no need for further IPI's.

cpu_vm_mask contains all cpu which could have TLB entries for this
"struct mm", lazy tlb threads do not contain such entries after the
first TLB-flush-IPI.


--
Manfred

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:53    [W:0.047 / U:0.088 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site