lkml.org 
[lkml]   [1998]   [Apr]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: faster strcpy()
Date
> Cache Clearup Time(tm).
>
> Pentium has 16K (2x8K), IIRC
> P5MMX has 32K (2x16K), IIRC
> K5 has 16K (2x8K), IIRC
> K6 has 64K (2x32K), IIRC
> Cx6x86 has 32K (1x32K (Unified Cache IS Faster(tm)))
> Cx6x86MX has 64K (1x64K)
> PentiumII varies. I believe Celerons have no internal cache, relying
> entirely on the L2. Xeon I don't remember offhand. I'm not a Wintel kinda
> guy. :)

Pentium II cpus have 2*16K L1 cache. Celerons have no _L2_ cache.

--
Mikael


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu

\
 
 \ /
  Last update: 2005-03-22 13:42    [W:0.046 / U:0.056 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site