lkml.org 
[lkml]   [2023]   [Jan]   [31]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/5] Add Array BIST test support to IFS
Date
Array BIST is a new type of core test introduced under the Intel Infield
Scan (IFS) suite of tests.

Emerald Rapids (EMR) is the first CPU to support Array BIST.
Array BIST performs tests on some portions of the core logic such as
caches and register files. These are different portions of the silicon
compared to the parts tested by Scan at Field (SAF).

Unlike SAF, Array BIST doesn't require any test content to be loaded.

Jithu Joseph (5):
x86/include/asm/msr-index.h: Add IFS Array test bits
platform/x86/intel/ifs: Introduce Array Scan test to IFS
platform/x86/intel/ifs: Sysfs interface for Array BIST
platform/x86/intel/ifs: Implement Array BIST test
platform/x86/intel/ifs: Trace support for array test

arch/x86/include/asm/msr-index.h | 2 +
drivers/platform/x86/intel/ifs/ifs.h | 18 ++++
include/trace/events/intel_ifs.h | 27 ++++++
drivers/platform/x86/intel/ifs/core.c | 82 ++++++++++++------
drivers/platform/x86/intel/ifs/runtest.c | 104 ++++++++++++++++++++++-
drivers/platform/x86/intel/ifs/sysfs.c | 17 +++-
6 files changed, 223 insertions(+), 27 deletions(-)


base-commit: 6d796c50f84ca79f1722bb131799e5a5710c4700
--
2.25.1

\
 
 \ /
  Last update: 2023-03-27 00:04    [W:0.311 / U:0.256 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site