Messages in this thread | | | From | Florian Fainelli <> | Subject | [PATCH stable 4.14 v2 0/2] arm64: entry: Place an SB sequence following an ERET instruction | Date | Mon, 24 Aug 2020 11:36:08 -0700 |
| |
Changes in v2:
- included missing preliminary patch to define the SB barrier instruction
Will Deacon (2): arm64: Add support for SB barrier and patch in over DSB; ISB sequences arm64: entry: Place an SB sequence following an ERET instruction
arch/arm64/include/asm/assembler.h | 13 +++++++++++++ arch/arm64/include/asm/barrier.h | 4 ++++ arch/arm64/include/asm/cpucaps.h | 3 ++- arch/arm64/include/asm/sysreg.h | 6 ++++++ arch/arm64/include/asm/uaccess.h | 3 +-- arch/arm64/include/uapi/asm/hwcap.h | 1 + arch/arm64/kernel/cpufeature.c | 12 ++++++++++++ arch/arm64/kernel/cpuinfo.c | 1 + arch/arm64/kernel/entry.S | 2 ++ arch/arm64/kvm/hyp/entry.S | 2 ++ arch/arm64/kvm/hyp/hyp-entry.S | 4 ++++ 11 files changed, 48 insertions(+), 3 deletions(-)
-- 2.7.4
| |