Messages in this thread | | | From | Andrey Smirnov <> | Subject | [PATCH v4 0/5] PCIE support for i.MX8MQ (DT changes) | Date | Sun, 31 Mar 2019 19:24:08 -0700 |
| |
Everyone:
This series contains all of the i.MX Device Tree changes I made to enable support of PCIe on i.MX8MQ EVK.
Feedback is welcome!
Changes since [v3]:
- Added "num-viewport" to PCIE nodes in "arm64: dts: imx8mq: Add nodes for PCIe IP blocks"
- Rebased on latest for-next of i.MX tree
- Collected Reviewed-by from Lucas for "arm64: dts: imx8mq-evk: Enable PCIE0 interface"
Changes since [v2]:
- Fixed various nits pointed out by Lucas
- Collected Acked-by and Reviewed-by from Lucas
- Moved EVK's WiFi reset pin configuration into a separate pinmux entry.
Changes since [v1]:
- Dropped unsupported IRQ from PCIe nodes (a leftover from vendor tree)
- Added "pcie_aux" clock and moved clock configuration to board file since "pcie_bus" clock is now board specific
Thanks, Andrey Smirnov
[v1] https://lore.kernel.org/lkml/20190131204333.31846-1-andrew.smirnov@gmail.com/ [v2] https://lore.kernel.org/lkml/20190208002941.30343-1-andrew.smirnov@gmail.com [v3] https://lore.kernel.org/lkml/20190220015857.7136-1-andrew.smirnov@gmail.com/
Andrey Smirnov (5): arm64: dts: imx8mq: Mark iomuxc_gpr as i.MX6Q compatible arm64: dts: imx8mq: Add a node for SRC IP block arm64: dts: imx8mq: Combine PCIE power domains arm64: dts: imx8mq: Add nodes for PCIe IP blocks arm64: dts: imx8mq-evk: Enable PCIE0 interface
arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 42 ++++++++++ arch/arm64/boot/dts/freescale/imx8mq.dtsi | 87 +++++++++++++++++++- 2 files changed, 127 insertions(+), 2 deletions(-)
-- 2.20.1
| |