lkml.org 
[lkml]   [2014]   [Jun]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v1 0/4] Fine tune USB 3.0 PHY on exynos5420
Date
The RFC version of this series was posted long time back, around December
last year [1].
This series is based on Heikki's patches for simpliefied phy lookup table:
[PATCHv2 0/6] phy: simplified phy lookup [2], applied against 'usb-next'
branch of Greg's usb tree.
Tested on peach-pit boards with SuperSpeed devices and confirmed that now
the devices are detected as SupedSpeed, not as HighSpeed.

Explanation for the need of this patch-series:
"The DWC3-exynos eXtensible host controller present on Exynos5420
SoC is quirky. The PHY serving this controller operates at High-Speed
by default, so it detects even Super-speed devices as high-speed ones.
Certain PHY parameters like Tx LOS levels and Boost levels need to be
calibrated further post initialization of xHCI controller, to get
SuperSpeed operations working."

[1] https://lkml.org/lkml/2013/12/10/365
[2] https://lkml.org/lkml/2014/6/5/358

Vivek Gautam (4):
phy: Add provision for calibrating phy.
usb: host: xhci-plat: Add support to get PHYs
usb: host: xhci-plat: Caibrate PHY post host reset
phy: exynos5-usbdrd: Calibrate LOS levels for exynos5420/5800

drivers/phy/phy-core.c | 36 ++++++++
drivers/phy/phy-exynos5-usbdrd.c | 168 ++++++++++++++++++++++++++++++++++++++
drivers/usb/host/xhci-plat.c | 74 ++++++++++++++++-
drivers/usb/host/xhci.h | 3 +
include/linux/phy/phy.h | 7 ++
5 files changed, 286 insertions(+), 2 deletions(-)

--
1.7.10.4



\
 
 \ /
  Last update: 2014-06-06 14:21    [W:0.132 / U:0.484 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site