lkml.org 
[lkml]   [2010]   [Dec]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Subject[PATCH] coretemp: fix junction temperature for Intel CE4100
Date
From: Florian Fainelli <ffainelli@freebox.fr>

The Intel CE4100 System-on-a-Chip has a slightly higher junction temperature
(110 degrees Celsius) than other Atom-based hardware.

Cc: Dirk Brandewie <dirk.brandewie@gmail.com>
Cc: sodaville@linutronix.de
Cc: Fenghua Yu <fenghua.yu@intel.com>
Signed-off-by: Florian Fainelli <ffainelli@freebox.fr>
---
diff --git a/drivers/hwmon/coretemp.c b/drivers/hwmon/coretemp.c
index 42de98d..e47b405 100644
--- a/drivers/hwmon/coretemp.c
+++ b/drivers/hwmon/coretemp.c
@@ -178,12 +178,23 @@ static int __devinit adjust_tjmax(struct cpuinfo_x86 *c, u32 id, struct device *

host_bridge = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0));

- if (host_bridge && host_bridge->vendor == PCI_VENDOR_ID_INTEL
- && (host_bridge->device == 0xa000 /* NM10 based nettop */
- || host_bridge->device == 0xa010)) /* NM10 based netbook */
- tjmax = 100000;
- else
- tjmax = 90000;
+ if (host_bridge && host_bridge->vendor == PCI_VENDOR_ID_INTEL) {
+ switch (host_bridge->device) {
+ /* NM10 based nettop */
+ case 0xa000:
+ /* NM10 based netbook */
+ case 0xa010:
+ tjmax = 100000;
+ break;
+ /* IntelCE Sodaville (CE4100) */
+ case 0x0708:
+ tjmax = 110000;
+ break;
+ default:
+ tjmax = 90000;
+ break;
+ }
+ }

pci_dev_put(host_bridge);
}
--
1.7.1


\
 
 \ /
  Last update: 2010-12-14 22:19    [W:1.908 / U:0.012 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site