lkml.org 
[lkml]   [2006]   [Mar]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Memory barriers and spin_unlock safety
Linus Torvalds wrote:
> Close, yes. HOWEVER, it's only really ordered wrt the "innermost" bus. I
> don't think PCI bridges are supposed to post PIO writes, but a x86 CPU
> basically won't stall for them forever. I _think_ they'll wait for it to
> hit that external bus, though.

PCI I/O writes are allowed to be posted by the host bus bridge (not
other bridges) according to the PCI 2.2 spec. Maybe no x86 platform
actually does this, but it's allowed, so technically a device would need
to do a read in order to ensure that I/O writes have arrived at the
device as well.

--
Robert Hancock Saskatoon, SK, Canada
To email, remove "nospam" from hancockr@nospamshaw.ca
Home Page: http://www.roberthancock.com/


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2006-03-11 05:05    [W:0.045 / U:2.356 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site