[lkml]   [2005]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: Page fault scalability patch V18: Drop first acquisition of ptl
    On Thu, 03 Mar 2005 17:30:28 +1100
    Benjamin Herrenschmidt <> wrote:

    > On Fri, 2005-03-04 at 04:19 +1100, Nick Piggin wrote:
    > > You don't want to do that for all architectures, as I said earlier.
    > > eg. i386 can concurrently set the dirty bit with the MMU (which won't
    > > honour the lock).
    > >
    > > So you then need an atomic lock, atomic pte operations, and atomic
    > > unlock where previously you had only the atomic pte operation. This is
    > > disastrous for performance.
    > Of course, but I was answering to David about sparc64 which uses
    > software TLB load :)


    The current situation on sparc64 is that the tlb miss handler is
    ~10 cycles.

    Like I said, I can use this thing if it just increases access, without
    modifying the TLB miss handler at all.

    Hmmm... let me think about this some more.
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2005-03-22 14:10    [W:0.020 / U:149.108 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site