lkml.org 
[lkml]   [1998]   [Feb]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: TLB entries > 4kb
Date
From
>>>>> "r" == ralf  <ralf@uni-koblenz.de>
>>>>> wrote the following on Thu, 12 Feb 1998 05:56:48 +0100

r> Some architectures can use multiple page sizes in the TLB at the same time.
r> This would for example allow to map memory allocations > PAGE_SIZE using just
r> a single TLB entry if the circumstances are just right, thereby
r> reducing / eleminating TLB trashing. This should improve the performance
r> for huge apps quite a bit. Some architectures could partially get rid of
r> the sick effects of their virtual indexed primary caches as well. All that
r> is needed for this to work is to have sufficiently large physical pages with
r> sufficient alignment at hand.

r> Has anybody ever looked into implementing that? What architectures besides
r> MIPS could take advantage of such a feature?

The MPC860. We now have 8 MByte Page Table entries for the Kernel Address
Space and the Dual Ported RAM used to communicate with the CPM.

r> Ralf

r> -
r> To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
r> the body of a message to majordomo@vger.rutgers.edu


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu

\
 
 \ /
  Last update: 2005-03-22 13:41    [W:3.576 / U:0.008 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site