Messages in this thread |  | | Date | Sat, 22 Nov 2025 09:32:04 +0000 | | Subject | [PATCH v8 0/2] Add Google Tensor SoC USB controller support | | From | Roy Luo <> |
| |
This series introduces USB controller support for the Google Tensor G5 SoC (codename: Laguna), a new generation of Google silicon first launched with Pixel 10 devices.
The Tensor G5 represents a significant architectural overhaul compared to previous Tensor generations (e.g., gs101), which were based on Samsung Exynos IP. Although the G5 still utilizes Synopsys IP for the USB components, the custom top-level integration introduces a completely new design for clock, reset scheme, register interfaces and programming sequence, necessitating new drivers and device tree bindings.
The USB subsystem on Tensor G5 integrates a Synopsys DWC3 USB 3.1 DRD-Single Port controller with hibernation support, and a custom PHY block comprising Synopsys eUSB2 and USB 3.2/DP combo PHYs. The PHY support is sent as a separate patch series.
Co-developed-by: Joy Chakraborty <joychakr@google.com> Signed-off-by: Joy Chakraborty <joychakr@google.com> Co-developed-by: Naveen Kumar <mnkumar@google.com> Signed-off-by: Naveen Kumar <mnkumar@google.com> Signed-off-by: Roy Luo <royluo@google.com> --- Changes in v8: - Add COMPILE_TEST to dependencies for build coverage. - Drop redundant default n in Kconfig. - Update Kconfig help text to explicitly state the module name. - Use container_of_const() in the to_dwc3_google() macro for type safety. Link to v7: https://lore.kernel.org/linux-usb/20251119093749.292926-1-royluo@google.com
Changes in v7: - Follow driver naming convention and rename the driver as "dwc3-google". Link to v6: https://lore.kernel.org/linux-usb/20251112123257.3755489-1-royluo@google.com
Changes in v6: - Use "lga" as SoC name instead of "gs5" to align with Tensor G5 device tree https://lore.kernel.org/lkml/20251111192422.4180216-1-dianders@chromium.org Link to v5: https://lore.kernel.org/linux-usb/20251111130624.3069704-1-royluo@google.com
Changes in v5: - Use syscon to access host_cfg and usbint_cfg MMIO space per discussion in https://lore.kernel.org/linux-phy/89733ddf-8af3-42d0-b6e5-20b7a4ef588c@kernel.org - Make warn logs in dwc3_google_resume_irq() dev_dbg. Link to v4: https://lore.kernel.org/linux-usb/20251017233459.2409975-1-royluo@google.com
Changes in v4: - Separate controller and phy changes into two distinct patch series. - Rename dwc3 core interrupt as "core". - Remove u2phy_apb clk/reset (moved to PHY) - Configure usb2only mode when usb3 phy is not present. - Adopt pm_ptr PM macros to fix build warnings. Link to v3: https://lore.kernel.org/linux-usb/20251010201607.1190967-1-royluo@google.com
Changes in v3: - Align binding file name with the compatible string - Simplify the compatible property in binding to a single const value. - Add descriptive comments and use item list in binding. - Rename binding entries for clarity and brevity. Link to v2: https://lore.kernel.org/linux-usb/20251008060000.3136021-1-royluo@google.com
Changes in v2: - Reorder patches to present bindings first. - Update dt binding compatible strings to be SoC-specific (google,gs5-*). - Better describe the hardware in dt binding commit messages and descriptions. - Adjust PHY driver commit subjects to use correct prefixes ("phy:"). - Move PHY driver from a subdirectory to drivers/phy/. Link to v1: https://lore.kernel.org/linux-usb/20251006232125.1833979-1-royluo@google.com/
--- Roy Luo (2): dt-bindings: usb: dwc3: Add Google Tensor G5 DWC3 usb: dwc3: Add Google Tensor SoC DWC3 glue driver
.../devicetree/bindings/usb/google,lga-dwc3.yaml | 140 +++++ drivers/usb/dwc3/Kconfig | 13 + drivers/usb/dwc3/Makefile | 1 + drivers/usb/dwc3/dwc3-google.c | 628 +++++++++++++++++++++ 4 files changed, 782 insertions(+) --- base-commit: 8b690556d8fe074b4f9835075050fba3fb180e93 change-id: 20251122-controller-129b0dd57a74
Best regards, -- Roy Luo <royluo@google.com>
|  |