lkml.org 
[lkml]   [2023]   [Aug]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 05/13] arm64: dts: ti: k3-j721e: Enable OSPI nodes at the board level
    Date
    OSPI nodes defined in the top-level J721e SoC dtsi files are incomplete
    and may not be functional unless they are extended with pinmux and
    device information.

    As the attached OSPI device is only known about at the board integration
    level, these nodes should only be enabled when provided with this
    information.

    Disable the OSPI nodes in the dtsi files and only enable the ones that
    are actually pinned out on a given board.

    Signed-off-by: Andrew Davis <afd@ti.com>
    ---
    arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts | 10 ----------
    arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 2 ++
    arch/arm64/boot/dts/ti/k3-j721e-sk.dts | 6 +-----
    arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi | 1 +
    4 files changed, 4 insertions(+), 15 deletions(-)

    diff --git a/arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts b/arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts
    index 64eed76bbb7a3..0b89977351c98 100644
    --- a/arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts
    +++ b/arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts
    @@ -580,16 +580,6 @@ &main_sdhci1 {
    disable-wp;
    };

    -&ospi0 {
    - /* Unused */
    - status = "disabled";
    -};
    -
    -&ospi1 {
    - /* Unused */
    - status = "disabled";
    -};
    -
    &main_i2c0 {
    status = "okay";
    pinctrl-names = "default";
    diff --git a/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi
    index c1b6f8d7d1898..0c01bdd9656f1 100644
    --- a/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi
    +++ b/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi
    @@ -378,6 +378,7 @@ ospi0: spi@47040000 {
    power-domains = <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>;
    #address-cells = <1>;
    #size-cells = <0>;
    + status = "disabled";
    };

    ospi1: spi@47050000 {
    @@ -392,6 +393,7 @@ ospi1: spi@47050000 {
    power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>;
    #address-cells = <1>;
    #size-cells = <0>;
    + status = "disabled";
    };
    };

    diff --git a/arch/arm64/boot/dts/ti/k3-j721e-sk.dts b/arch/arm64/boot/dts/ti/k3-j721e-sk.dts
    index bd1bd1b746056..4cd5346f2dd59 100644
    --- a/arch/arm64/boot/dts/ti/k3-j721e-sk.dts
    +++ b/arch/arm64/boot/dts/ti/k3-j721e-sk.dts
    @@ -594,6 +594,7 @@ &main_sdhci1 {
    };

    &ospi0 {
    + status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;

    @@ -657,11 +658,6 @@ partition@3fc0000 {
    };
    };

    -&ospi1 {
    - /* Unused */
    - status = "disabled";
    -};
    -
    &main_i2c0 {
    status = "okay";
    pinctrl-names = "default";
    diff --git a/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi
    index e90e43202546e..928d3a8ad2d09 100644
    --- a/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi
    +++ b/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi
    @@ -202,6 +202,7 @@ eeprom@50 {
    };

    &ospi0 {
    + status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;

    --
    2.39.2
    \
     
     \ /
      Last update: 2023-08-08 22:46    [W:5.165 / U:0.028 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site