lkml.org 
[lkml]   [2023]   [Jun]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Date
    Subject[PATCH 01/15] arm64: dts: qcom: sm6125: Sort spmi_bus node numerically by reg
    This node has always resided in the wrong spot, making it somewhat
    harder to contribute new node entries while maintaining proper sorting
    around it. Move the node up to sit after hsusb_phy1 where it maintains
    proper numerial sorting on the (first of its many) reg address property.

    Fixes: cff4bbaf2a2d ("arm64: dts: qcom: Add support for SM6125")
    Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org>
    ---
    arch/arm64/boot/dts/qcom/sm6125.dtsi | 38 ++++++++++++++++++------------------
    1 file changed, 19 insertions(+), 19 deletions(-)

    diff --git a/arch/arm64/boot/dts/qcom/sm6125.dtsi b/arch/arm64/boot/dts/qcom/sm6125.dtsi
    index a596baa6ce3e..722dde560bec 100644
    --- a/arch/arm64/boot/dts/qcom/sm6125.dtsi
    +++ b/arch/arm64/boot/dts/qcom/sm6125.dtsi
    @@ -679,6 +679,24 @@ hsusb_phy1: phy@1613000 {
    status = "disabled";
    };

    + spmi_bus: spmi@1c40000 {
    + compatible = "qcom,spmi-pmic-arb";
    + reg = <0x01c40000 0x1100>,
    + <0x01e00000 0x2000000>,
    + <0x03e00000 0x100000>,
    + <0x03f00000 0xa0000>,
    + <0x01c0a000 0x26000>;
    + reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
    + interrupt-names = "periph_irq";
    + interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
    + qcom,ee = <0>;
    + qcom,channel = <0>;
    + #address-cells = <2>;
    + #size-cells = <0>;
    + interrupt-controller;
    + #interrupt-cells = <4>;
    + };
    +
    rpm_msg_ram: sram@45f0000 {
    compatible = "qcom,rpm-msg-ram";
    reg = <0x045f0000 0x7000>;
    @@ -1184,27 +1202,9 @@ sram@4690000 {
    reg = <0x04690000 0x10000>;
    };

    - spmi_bus: spmi@1c40000 {
    - compatible = "qcom,spmi-pmic-arb";
    - reg = <0x01c40000 0x1100>,
    - <0x01e00000 0x2000000>,
    - <0x03e00000 0x100000>,
    - <0x03f00000 0xa0000>,
    - <0x01c0a000 0x26000>;
    - reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
    - interrupt-names = "periph_irq";
    - interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
    - qcom,ee = <0>;
    - qcom,channel = <0>;
    - #address-cells = <2>;
    - #size-cells = <0>;
    - interrupt-controller;
    - #interrupt-cells = <4>;
    - };
    -
    apps_smmu: iommu@c600000 {
    compatible = "qcom,sm6125-smmu-500", "qcom,smmu-500", "arm,mmu-500";
    - reg = <0xc600000 0x80000>;
    + reg = <0x0c600000 0x80000>;
    interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
    <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
    <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
    --
    2.41.0

    \
     
     \ /
      Last update: 2023-06-24 02:41    [W:4.118 / U:0.236 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site