lkml.org 
[lkml]   [2023]   [May]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH 18/27] arm64: dts: mediatek: mt6795: Add support for IOMMU and LARBs
From


On 12/04/2023 13:27, AngeloGioacchino Del Regno wrote:
> Add nodes for the multimedia IOMMU and its LARBs: this includes all but
> the MJC LARB, which cannot currently be used and will be added later.
>
> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>

Applied, thanks

> ---
> arch/arm64/boot/dts/mediatek/mt6795.dtsi | 60 ++++++++++++++++++++++++
> 1 file changed, 60 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt6795.dtsi b/arch/arm64/boot/dts/mediatek/mt6795.dtsi
> index a8b2c4517e79..9cfa02085f61 100644
> --- a/arch/arm64/boot/dts/mediatek/mt6795.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt6795.dtsi
> @@ -8,6 +8,7 @@
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> #include <dt-bindings/clock/mediatek,mt6795-clk.h>
> #include <dt-bindings/gce/mediatek,mt6795-gce.h>
> +#include <dt-bindings/memory/mt6795-larb-port.h>
> #include <dt-bindings/pinctrl/mt6795-pinfunc.h>
> #include <dt-bindings/power/mt6795-power.h>
> #include <dt-bindings/reset/mediatek,mt6795-resets.h>
> @@ -390,6 +391,17 @@ systimer: timer@10200670 {
> clock-names = "clk13m";
> };
>
> + iommu: iommu@10205000 {
> + compatible = "mediatek,mt6795-m4u";
> + reg = <0 0x10205000 0 0x1000>;
> + clocks = <&infracfg CLK_INFRA_M4U>;
> + clock-names = "bclk";
> + interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_LOW>;
> + mediatek,larbs = <&larb0 &larb1 &larb2 &larb3>;
> + power-domains = <&spm MT6795_POWER_DOMAIN_MM>;
> + #iommu-cells = <1>;
> + };
> +
> apmixedsys: syscon@10209000 {
> compatible = "mediatek,mt6795-apmixedsys", "syscon";
> reg = <0 0x10209000 0 0x1000>;
> @@ -648,16 +660,64 @@ mmsys: syscon@14000000 {
> mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
> };
>
> + larb0: larb@14021000 {
> + compatible = "mediatek,mt6795-smi-larb";
> + reg = <0 0x14021000 0 0x1000>;
> + clocks = <&mmsys CLK_MM_SMI_COMMON>, <&mmsys CLK_MM_SMI_LARB0>;
> + clock-names = "apb", "smi";
> + mediatek,smi = <&smi_common>;
> + mediatek,larb-id = <0>;
> + power-domains = <&spm MT6795_POWER_DOMAIN_MM>;
> + };
> +
> + smi_common: smi@14022000 {
> + compatible = "mediatek,mt6795-smi-common";
> + reg = <0 0x14022000 0 0x1000>;
> + power-domains = <&spm MT6795_POWER_DOMAIN_MM>;
> + clocks = <&infracfg CLK_INFRA_SMI>, <&mmsys CLK_MM_SMI_COMMON>;
> + clock-names = "apb", "smi";
> + };
> +
> + larb2: larb@15001000 {
> + compatible = "mediatek,mt6795-smi-larb";
> + reg = <0 0x15001000 0 0x1000>;
> + clocks = <&mmsys CLK_MM_SMI_COMMON>, <&infracfg CLK_INFRA_SMI>;
> + clock-names = "apb", "smi";
> + mediatek,smi = <&smi_common>;
> + mediatek,larb-id = <2>;
> + power-domains = <&spm MT6795_POWER_DOMAIN_ISP>;
> + };
> +
> vdecsys: clock-controller@16000000 {
> compatible = "mediatek,mt6795-vdecsys";
> reg = <0 0x16000000 0 0x1000>;
> #clock-cells = <1>;
> };
>
> + larb1: larb@16010000 {
> + compatible = "mediatek,mt6795-smi-larb";
> + reg = <0 0x16010000 0 0x1000>;
> + mediatek,smi = <&smi_common>;
> + mediatek,larb-id = <1>;
> + clocks = <&vdecsys CLK_VDEC_CKEN>, <&vdecsys CLK_VDEC_LARB_CKEN>;
> + clock-names = "apb", "smi";
> + power-domains = <&spm MT6795_POWER_DOMAIN_VDEC>;
> + };
> +
> vencsys: clock-controller@18000000 {
> compatible = "mediatek,mt6795-vencsys";
> reg = <0 0x18000000 0 0x1000>;
> #clock-cells = <1>;
> };
> +
> + larb3: larb@18001000 {
> + compatible = "mediatek,mt6795-smi-larb";
> + reg = <0 0x18001000 0 0x1000>;
> + clocks = <&vencsys CLK_VENC_VENC>, <&vencsys CLK_VENC_LARB>;
> + clock-names = "apb", "smi";
> + mediatek,smi = <&smi_common>;
> + mediatek,larb-id = <3>;
> + power-domains = <&spm MT6795_POWER_DOMAIN_VENC>;
> + };
> };
> };

\
 
 \ /
  Last update: 2023-05-29 15:58    [W:0.250 / U:0.488 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site