lkml.org 
[lkml]   [2023]   [Apr]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 02/43] soc: Add SoC driver for Cirrus ep93xx
    Date
    This adds an SoC driver for the ep93xx. Currently there
    is only one thing not fitting into any other framework,
    and that is the swlock setting.

    It's used for clock settings and restart.

    Signed-off-by: Nikita Shubin <nikita.shubin@maquefel.me>
    Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
    ---

    Notes:
    rfc -> v0
    Alexander Sverdlin:
    - replace spinlock with local_irq

    Arnd Bergmann:
    - wildcards changed to ep9301

    Linus Walleij:
    - added tag, i hope changes are not significant enough to drop
    Reviewed-by tag

    drivers/soc/Kconfig | 1 +
    drivers/soc/Makefile | 1 +
    drivers/soc/cirrus/Kconfig | 11 +++
    drivers/soc/cirrus/Makefile | 2 +
    drivers/soc/cirrus/soc-ep93xx.c | 134 ++++++++++++++++++++++++++++++
    include/linux/soc/cirrus/ep93xx.h | 16 +++-
    6 files changed, 161 insertions(+), 4 deletions(-)
    create mode 100644 drivers/soc/cirrus/Kconfig
    create mode 100644 drivers/soc/cirrus/Makefile
    create mode 100644 drivers/soc/cirrus/soc-ep93xx.c

    diff --git a/drivers/soc/Kconfig b/drivers/soc/Kconfig
    index 4e176280113a..6149f0447b61 100644
    --- a/drivers/soc/Kconfig
    +++ b/drivers/soc/Kconfig
    @@ -30,5 +30,6 @@ source "drivers/soc/ti/Kconfig"
    source "drivers/soc/ux500/Kconfig"
    source "drivers/soc/versatile/Kconfig"
    source "drivers/soc/xilinx/Kconfig"
    +source "drivers/soc/cirrus/Kconfig"

    endmenu
    diff --git a/drivers/soc/Makefile b/drivers/soc/Makefile
    index 3b0f9fb3b5c8..2ba52d7560bf 100644
    --- a/drivers/soc/Makefile
    +++ b/drivers/soc/Makefile
    @@ -36,3 +36,4 @@ obj-y += ti/
    obj-$(CONFIG_ARCH_U8500) += ux500/
    obj-$(CONFIG_PLAT_VERSATILE) += versatile/
    obj-y += xilinx/
    +obj-$(CONFIG_SOC_EP93XX) += cirrus/
    diff --git a/drivers/soc/cirrus/Kconfig b/drivers/soc/cirrus/Kconfig
    new file mode 100644
    index 000000000000..d7262c96a5dc
    --- /dev/null
    +++ b/drivers/soc/cirrus/Kconfig
    @@ -0,0 +1,11 @@
    +# SPDX-License-Identifier: GPL-2.0
    +
    +if ARCH_EP93XX
    +
    +config SOC_EP93XX
    + bool "Cirrus EP93xx chips SoC"
    + default y
    + help
    + Support Soc for Cirrus EP93xx chips.
    +
    +endif
    diff --git a/drivers/soc/cirrus/Makefile b/drivers/soc/cirrus/Makefile
    new file mode 100644
    index 000000000000..ed6752844c6f
    --- /dev/null
    +++ b/drivers/soc/cirrus/Makefile
    @@ -0,0 +1,2 @@
    +# SPDX-License-Identifier: GPL-2.0
    +obj-y += soc-ep93xx.o
    diff --git a/drivers/soc/cirrus/soc-ep93xx.c b/drivers/soc/cirrus/soc-ep93xx.c
    new file mode 100644
    index 000000000000..64842e9e2316
    --- /dev/null
    +++ b/drivers/soc/cirrus/soc-ep93xx.c
    @@ -0,0 +1,134 @@
    +// SPDX-License-Identifier: GPL-2.0
    +/*
    + * Soc driver for Cirrus EP93xx chips.
    + * Copyright (C) 2022 Nikita Shubin <nikita.shubin@maquefel.me>
    + *
    + * Based on a rewrite of arch/arm/mach-ep93xx/core.c
    + * Copyright (C) 2006 Lennert Buytenhek <buytenh@wantstofly.org>
    + * Copyright (C) 2007 Herbert Valerio Riedel <hvr@gnu.org>
    + *
    + * Thanks go to Michael Burian and Ray Lehtiniemi for their key
    + * role in the ep93xx linux community
    + */
    +
    +#include <linux/soc/cirrus/ep93xx.h>
    +#include <linux/init.h>
    +#include <linux/kernel.h>
    +#include <linux/mfd/syscon.h>
    +#include <linux/regmap.h>
    +#include <linux/of.h>
    +
    +#define EP93XX_SYSCON_DEVCFG 0x80
    +
    +#define EP93XX_SWLOCK_MAGICK 0xaa
    +#define EP93XX_SYSCON_SWLOCK 0xc0
    +#define EP93XX_SYSCON_SYSCFG 0x9c
    +#define EP93XX_SYSCON_SYSCFG_REV_MASK (0xf0000000)
    +#define EP93XX_SYSCON_SYSCFG_REV_SHIFT (28)
    +
    +static struct regmap *map;
    +
    +/* EP93xx System Controller software locked register write */
    +void ep93xx_syscon_swlocked_write(unsigned int val, unsigned int reg)
    +{
    + unsigned long flags;
    +
    + local_irq_save(flags);
    +
    + regmap_write(map, EP93XX_SYSCON_SWLOCK, EP93XX_SWLOCK_MAGICK);
    + regmap_write(map, reg, val);
    +
    + local_irq_restore(flags);
    +}
    +EXPORT_SYMBOL_GPL(ep93xx_syscon_swlocked_write);
    +
    +void ep93xx_devcfg_set_clear(unsigned int set_bits, unsigned int clear_bits)
    +{
    + unsigned long flags;
    + unsigned int val;
    +
    + local_irq_save(flags);
    +
    + regmap_read(map, EP93XX_SYSCON_DEVCFG, &val);
    + val &= ~clear_bits;
    + val |= set_bits;
    + regmap_write(map, EP93XX_SYSCON_SWLOCK, EP93XX_SWLOCK_MAGICK);
    + regmap_write(map, EP93XX_SYSCON_DEVCFG, val);
    +
    + local_irq_restore(flags);
    +}
    +EXPORT_SYMBOL_GPL(ep93xx_devcfg_set_clear);
    +
    +void ep93xx_swlocked_update_bits(unsigned int reg,
    + unsigned int mask,
    + unsigned int val)
    +{
    + unsigned long flags;
    + unsigned int tmp, orig;
    +
    + local_irq_save(flags);
    +
    + regmap_read(map, EP93XX_SYSCON_DEVCFG, &orig);
    + tmp = orig & ~mask;
    + tmp |= val & mask;
    + if (tmp != orig) {
    + regmap_write(map, EP93XX_SYSCON_SWLOCK, EP93XX_SWLOCK_MAGICK);
    + regmap_write(map, reg, tmp);
    + }
    +
    + local_irq_restore(flags);
    +}
    +EXPORT_SYMBOL_GPL(ep93xx_swlocked_update_bits);
    +
    +/**
    + * ep93xx_chip_revision() - returns the EP93xx chip revision
    + *
    + */
    +unsigned int ep93xx_chip_revision(void)
    +{
    + unsigned int val;
    +
    + regmap_read(map, EP93XX_SYSCON_SYSCFG, &val);
    + val &= EP93XX_SYSCON_SYSCFG_REV_MASK;
    + val >>= EP93XX_SYSCON_SYSCFG_REV_SHIFT;
    + return val;
    +}
    +EXPORT_SYMBOL_GPL(ep93xx_chip_revision);
    +
    +static const char __init *ep93xx_get_soc_rev(void)
    +{
    + int rev = ep93xx_chip_revision();
    +
    + switch (rev) {
    + case EP93XX_CHIP_REV_D0:
    + return "D0";
    + case EP93XX_CHIP_REV_D1:
    + return "D1";
    + case EP93XX_CHIP_REV_E0:
    + return "E0";
    + case EP93XX_CHIP_REV_E1:
    + return "E1";
    + case EP93XX_CHIP_REV_E2:
    + return "E2";
    + default:
    + return "unknown";
    + }
    +}
    +
    +static int __init ep93xx_soc_init(void)
    +{
    + /* Multiplatform guard, only proceed on ep93xx */
    + if (!of_machine_is_compatible("cirrus,ep9301"))
    + return 0;
    +
    + map = syscon_regmap_lookup_by_compatible("cirrus,ep9301-syscon");
    + if (IS_ERR(map))
    + return PTR_ERR(map);
    +
    + pr_info("EP93xx SoC revision %s\n", ep93xx_get_soc_rev());
    +
    + return 0;
    +}
    +
    +core_initcall(ep93xx_soc_init);
    +
    diff --git a/include/linux/soc/cirrus/ep93xx.h b/include/linux/soc/cirrus/ep93xx.h
    index 56fbe2dc59b1..f0f770a103be 100644
    --- a/include/linux/soc/cirrus/ep93xx.h
    +++ b/include/linux/soc/cirrus/ep93xx.h
    @@ -10,7 +10,7 @@ struct platform_device;
    #define EP93XX_CHIP_REV_E1 6
    #define EP93XX_CHIP_REV_E2 7

    -#ifdef CONFIG_ARCH_EP93XX
    +#if defined(CONFIG_ARCH_EP93XX) && !defined(CONFIG_OF)
    int ep93xx_pwm_acquire_gpio(struct platform_device *pdev);
    void ep93xx_pwm_release_gpio(struct platform_device *pdev);
    int ep93xx_ide_acquire_gpio(struct platform_device *pdev);
    @@ -19,8 +19,6 @@ int ep93xx_keypad_acquire_gpio(struct platform_device *pdev);
    void ep93xx_keypad_release_gpio(struct platform_device *pdev);
    int ep93xx_i2s_acquire(void);
    void ep93xx_i2s_release(void);
    -unsigned int ep93xx_chip_revision(void);
    -
    #else
    static inline int ep93xx_pwm_acquire_gpio(struct platform_device *pdev) { return 0; }
    static inline void ep93xx_pwm_release_gpio(struct platform_device *pdev) {}
    @@ -30,8 +28,18 @@ static inline int ep93xx_keypad_acquire_gpio(struct platform_device *pdev) { ret
    static inline void ep93xx_keypad_release_gpio(struct platform_device *pdev) {}
    static inline int ep93xx_i2s_acquire(void) { return 0; }
    static inline void ep93xx_i2s_release(void) {}
    -static inline unsigned int ep93xx_chip_revision(void) { return 0; }
    +#endif

    +#if defined(CONFIG_ARCH_EP93XX)
    +unsigned int ep93xx_chip_revision(void);
    +#ifdef CONFIG_SOC_EP93XX
    +void ep93xx_devcfg_set_clear(unsigned int set_bits, unsigned int clear_bits);
    +void ep93xx_syscon_swlocked_write(unsigned int val, unsigned int reg);
    +void ep93xx_swlocked_update_bits(unsigned int reg,
    + unsigned int mask, unsigned int val);
    +#endif
    +#else
    +static inline unsigned int ep93xx_chip_revision(void) { return 0; }
    #endif

    #endif
    --
    2.39.2
    \
     
     \ /
      Last update: 2023-04-24 12:23    [W:3.221 / U:0.008 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site