Messages in this thread | | | Date | Tue, 28 Mar 2023 18:32:07 +0300 | Subject | Re: [PATCH v4 14/14] drm/msm/a6xx: Add A610 speedbin support | From | Dmitry Baryshkov <> |
| |
On 14/03/2023 17:28, Konrad Dybcio wrote: > A610 is implemented on at least three SoCs: SM6115 (bengal), SM6125 > (trinket) and SM6225 (khaje). Trinket does not support speed binning > (only a single SKU exists) and we don't yet support khaje upstream. > Hence, add a fuse mapping table for bengal to allow for per-chip > frequency limiting. > > Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org> > --- > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 27 +++++++++++++++++++++++++++ > 1 file changed, 27 insertions(+)
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
-- With best wishes Dmitry
| |