Messages in this thread Patch in this message | | | Date | Wed, 18 Jan 2023 11:45:29 -0000 | From | "tip-bot2 for Kan Liang" <> | Subject | [tip: perf/urgent] perf/x86/intel: Add Emerald Rapids |
| |
The following commit has been merged into the perf/urgent branch of tip:
Commit-ID: 6795e558e9cc6123c24e2100a2ebe88e58a792bc Gitweb: https://git.kernel.org/tip/6795e558e9cc6123c24e2100a2ebe88e58a792bc Author: Kan Liang <kan.liang@linux.intel.com> AuthorDate: Fri, 06 Jan 2023 08:04:46 -08:00 Committer: Ingo Molnar <mingo@kernel.org> CommitterDate: Wed, 18 Jan 2023 12:42:49 +01:00
perf/x86/intel: Add Emerald Rapids
>From core PMU's perspective, Emerald Rapids is the same as the Sapphire Rapids. The only difference is the event list, which will be supported in the perf tool later.
Signed-off-by: Kan Liang <kan.liang@linux.intel.com> Signed-off-by: Ingo Molnar <mingo@kernel.org> Link: https://lore.kernel.org/r/20230106160449.3566477-1-kan.liang@linux.intel.com --- arch/x86/events/intel/core.c | 1 + 1 file changed, 1 insertion(+)
diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c index dfd2c12..bafdc2b 100644 --- a/arch/x86/events/intel/core.c +++ b/arch/x86/events/intel/core.c @@ -6339,6 +6339,7 @@ __init int intel_pmu_init(void) break; case INTEL_FAM6_SAPPHIRERAPIDS_X: + case INTEL_FAM6_EMERALDRAPIDS_X: pmem = true; x86_pmu.late_ack = true; memcpy(hw_cache_event_ids, spr_hw_cache_event_ids, sizeof(hw_cache_event_ids));
| |