lkml.org 
[lkml]   [2022]   [Sep]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    Date
    From
    Subject[RFC PATCH v1 2/2] ARM: dts: rk3288: add the interrupts property for PWM
    The Rockchip rk3288 SoC has 4-built-in PWM channels.

    Configurable to operate in capture mode.
    Measures the high/low polarity effective cycles of this input waveform
    Generates a single interrupt at the transition of input waveform polarity

    Configurable to operate in continuous mode or one-shot mode.
    One-shot operation will produce N + 1 periods of the waveform,
    where N is the repeat counter value, and generates a single interrupt at
    the end of operation.
    Continuous mode generates the waveform continuously and
    do not generates any interrupts.

    Add interrupts property to rk3288 PWM nodes.

    Signed-off-by: Caesar Wang <wxt@rock-chips.com>
    Signed-off-by: Johan Jonker <jbx6244@gmail.com>

    ---

    Original patch location:
    ARM: dts: rk3288: add the interrupts property for PWM
    https://github.com/rockchip-linux/kernel/commit/16b7b284618d1652e694f6286f575ce82f5f03e5

    ---

    "rockchip,rk3288-pwm" is in use as fall back string for Rockchip SoCs with combined
    PWM interrupt.
    ---
    arch/arm/boot/dts/rk3288.dtsi | 4 ++++
    1 file changed, 4 insertions(+)

    diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
    index 487b0e03d..1223aa369 100644
    --- a/arch/arm/boot/dts/rk3288.dtsi
    +++ b/arch/arm/boot/dts/rk3288.dtsi
    @@ -675,6 +675,7 @@
    pwm0: pwm@ff680000 {
    compatible = "rockchip,rk3288-pwm";
    reg = <0x0 0xff680000 0x0 0x10>;
    + interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
    #pwm-cells = <3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pwm0_pin>;
    @@ -685,6 +686,7 @@
    pwm1: pwm@ff680010 {
    compatible = "rockchip,rk3288-pwm";
    reg = <0x0 0xff680010 0x0 0x10>;
    + interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
    #pwm-cells = <3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pwm1_pin>;
    @@ -695,6 +697,7 @@
    pwm2: pwm@ff680020 {
    compatible = "rockchip,rk3288-pwm";
    reg = <0x0 0xff680020 0x0 0x10>;
    + interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
    #pwm-cells = <3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pwm2_pin>;
    @@ -705,6 +708,7 @@
    pwm3: pwm@ff680030 {
    compatible = "rockchip,rk3288-pwm";
    reg = <0x0 0xff680030 0x0 0x10>;
    + interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
    #pwm-cells = <3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pwm3_pin>;
    --
    2.20.1
    \
     
     \ /
      Last update: 2022-09-29 16:04    [W:4.351 / U:0.032 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site