lkml.org 
[lkml]   [2022]   [Jul]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 08/10] ARM: dts: armada-375.dtsi: Add definitions for PCIe legacy INTx interrupts
    Date
    From: Pali Rohár <pali@kernel.org>

    Add definitions for PCIe legacy INTx interrupts.

    This is required for example in a scenario where a driver requests only
    one of the legacy interrupts (INTA). Without this, the driver would be
    notified on events on all 4 (INTA, INTB, INTC, INTD), even if it
    requested only one of them.

    Signed-off-by: Pali Rohár <pali@kernel.org>
    Signed-off-by: Marek Behún <kabel@kernel.org>
    ---
    arch/arm/boot/dts/armada-375.dtsi | 28 ++++++++++++++++++++++++----
    1 file changed, 24 insertions(+), 4 deletions(-)

    diff --git a/arch/arm/boot/dts/armada-375.dtsi b/arch/arm/boot/dts/armada-375.dtsi
    index 7f2f24a29e6c..929deaf312a5 100644
    --- a/arch/arm/boot/dts/armada-375.dtsi
    +++ b/arch/arm/boot/dts/armada-375.dtsi
    @@ -568,16 +568,26 @@ pcie0: pcie@1,0 {
    reg = <0x0800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    + interrupt-names = "intx";
    + interrupts-extended = <&gic GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
    0x81000000 0 0 0x81000000 0x1 0 1 0>;
    bus-range = <0x00 0xff>;
    - interrupt-map-mask = <0 0 0 0>;
    - interrupt-map = <0 0 0 0 &gic GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
    + interrupt-map-mask = <0 0 0 7>;
    + interrupt-map = <0 0 0 1 &pcie0_intc 0>,
    + <0 0 0 2 &pcie0_intc 1>,
    + <0 0 0 3 &pcie0_intc 2>,
    + <0 0 0 4 &pcie0_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <0>;
    clocks = <&gateclk 5>;
    status = "disabled";
    +
    + pcie0_intc: interrupt-controller {
    + interrupt-controller;
    + #interrupt-cells = <1>;
    + };
    };

    pcie1: pcie@2,0 {
    @@ -586,16 +596,26 @@ pcie1: pcie@2,0 {
    reg = <0x1000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    + interrupt-names = "intx";
    + interrupts-extended = <&gic GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0
    0x81000000 0 0 0x81000000 0x2 0 1 0>;
    bus-range = <0x00 0xff>;
    - interrupt-map-mask = <0 0 0 0>;
    - interrupt-map = <0 0 0 0 &gic GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
    + interrupt-map-mask = <0 0 0 7>;
    + interrupt-map = <0 0 0 1 &pcie1_intc 0>,
    + <0 0 0 2 &pcie1_intc 1>,
    + <0 0 0 3 &pcie1_intc 2>,
    + <0 0 0 4 &pcie1_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <1>;
    clocks = <&gateclk 6>;
    status = "disabled";
    +
    + pcie1_intc: interrupt-controller {
    + interrupt-controller;
    + #interrupt-cells = <1>;
    + };
    };

    };
    --
    2.35.1
    \
     
     \ /
      Last update: 2022-07-12 18:43    [W:5.506 / U:0.272 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site