lkml.org 
[lkml]   [2022]   [Nov]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[IP REVIEW PATCH 0/3] Add support for Lane Margining at Receiver
Date
Tegra234 supports Lane Margining at Receiver feature. However, this
requires programming of per lane PIPE2UPHY hardware instance to relay
the lane margin control and margin status information between PCIe
controller and UPHY modules. This series adds this support in PIPE2UPHY
driver.

Manikanta Maddireddy (3):
phy: tegra: p2u: Add lane margin support
dts: soc: t234: Add uphy lane number and intr in p2u nodes
dt-bindings: PHY: P2U: Add PCIe lane margining support

.../bindings/phy/phy-tegra194-p2u.yaml | 50 ++++
arch/arm64/boot/dts/nvidia/tegra234.dtsi | 120 ++++++++
drivers/phy/tegra/phy-tegra194-p2u.c | 274 ++++++++++++++++++
3 files changed, 444 insertions(+)

--
2.25.1

\
 
 \ /
  Last update: 2022-11-24 09:35    [W:0.078 / U:0.920 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site