Messages in this thread | | | Date | Mon, 3 Oct 2022 10:26:44 +0100 | Subject | Re: [PATCH v1 04/30] dt-bindings: sifive-l2-cache: Support StarFive JH71x0 SoCs | From | Ben Dooks <> |
| |
On 29/09/2022 16:33, Conor Dooley wrote: > On Thu, Sep 29, 2022 at 10:31:59PM +0800, Hal Feng wrote: >> From: Emil Renner Berthing <kernel@esmil.dk> >> >> This cache controller is also used on the StarFive JH7100 and JH7110 >> SoCs. > > Ditto this patch, hopefully [0] will have landed as 6.1 material > before you get around to an actual v2. > > Thanks, > Conor > > 0 - https://lore.kernel.org/linux-riscv/20220913061817.22564-1-zong.li@sifive.com/
Also, the l2 cache is being proprely named the ccache (composable cache) as it is not necessarily an L2 cache.
-- Ben
| |