lkml.org 
[lkml]   [2021]   [Sep]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.10 176/306] arm64: tegra: Fix Tegra194 PCIe EP compatible string
    Date
    From: Vidya Sagar <vidyas@nvidia.com>

    [ Upstream commit bf2942a8b7c38e8cc2d5157b4f0323d7f4e5ec71 ]

    The initialization sequence performed by the generic platform driver
    pcie-designware-plat.c for a DWC based implementation doesn't work for
    Tegra194. Tegra194 has a different initialization sequence requirement
    which can only be satisfied by the Tegra194 specific platform driver
    pcie-tegra194.c. So, remove the generic compatible string "snps,dw-pcie-ep"
    from Tegra194's endpoint controller nodes.

    Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
    Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
    Signed-off-by: Thierry Reding <treding@nvidia.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm64/boot/dts/nvidia/tegra194.dtsi | 6 +++---
    1 file changed, 3 insertions(+), 3 deletions(-)

    diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
    index 6946fb210e48..9b5007e5f790 100644
    --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
    +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
    @@ -1976,7 +1976,7 @@ pcie@141a0000 {
    };

    pcie_ep@14160000 {
    - compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep";
    + compatible = "nvidia,tegra194-pcie-ep";
    power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>;
    reg = <0x00 0x14160000 0x0 0x00020000>, /* appl registers (128K) */
    <0x00 0x36040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
    @@ -2008,7 +2008,7 @@ pcie_ep@14160000 {
    };

    pcie_ep@14180000 {
    - compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep";
    + compatible = "nvidia,tegra194-pcie-ep";
    power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>;
    reg = <0x00 0x14180000 0x0 0x00020000>, /* appl registers (128K) */
    <0x00 0x38040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
    @@ -2040,7 +2040,7 @@ pcie_ep@14180000 {
    };

    pcie_ep@141a0000 {
    - compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep";
    + compatible = "nvidia,tegra194-pcie-ep";
    power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>;
    reg = <0x00 0x141a0000 0x0 0x00020000>, /* appl registers (128K) */
    <0x00 0x3a040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
    --
    2.30.2


    \
     
     \ /
      Last update: 2021-09-16 18:37    [W:2.815 / U:0.564 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site