lkml.org 
[lkml]   [2021]   [Sep]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/2] riscv: improve unaligned memory accesses
Date
The RISCV ISA can support unaligned memory accesses, so the patchset
selects HAVE_EFFICIENT_UNALIGNED_ACCESS and supports DCACHE_WORD_ACCESS
to improve the efficiency of unaligned memory accesses.

Chen Huang (2):
riscv: Kconfig: select HAVE_EFFICIENT_UNALIGNED_ACCESS
riscv: Support DCACHE_WORD_ACCESS

arch/riscv/Kconfig | 2 ++
arch/riscv/include/asm/word-at-a-time.h | 36 +++++++++++++++++++++++++
2 files changed, 38 insertions(+)

--
2.18.0.huawei.25

\
 
 \ /
  Last update: 2021-09-13 14:11    [W:0.075 / U:0.080 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site