Messages in this thread | | | From | Alexander Potapenko <> | Date | Fri, 11 Jun 2021 13:37:52 +0200 | Subject | Re: [PATCH -next] riscv: Enable KFENCE for riscv64 |
| |
Hi Liu,
On Sat, May 29, 2021 at 9:31 AM Liu Shixin <liushixin2@huawei.com> wrote: > > Add architecture specific implementation details for KFENCE and enable > KFENCE for the riscv64 architecture. In particular, this implements the > required interface in <asm/kfence.h>. > > KFENCE requires that attributes for pages from its memory pool can > individually be set. Therefore, force the kfence pool to be mapped at > page granularity. > > Testing this patch using the testcases in kfence_test.c and all passed. > > Signed-off-by: Liu Shixin <liushixin2@huawei.com>
Looks like you're missing the Acked-by: that Marco gave here: https://lkml.org/lkml/2021/5/14/588
| |