lkml.org 
[lkml]   [2021]   [May]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.11 316/329] clk: exynos7: Mark aclk_fsys1_200 as critical
    Date
    From: Paweł Chmiel <pawel.mikolaj.chmiel@gmail.com>

    commit 34138a59b92c1a30649a18ec442d2e61f3bc34dd upstream.

    This clock must be always enabled to allow access to any registers in
    fsys1 CMU. Until proper solution based on runtime PM is applied
    (similar to what was done for Exynos5433), mark that clock as critical
    so it won't be disabled.

    It was observed on Samsung Galaxy S6 device (based on Exynos7420), where
    UFS module is probed before pmic used to power that device.
    In this case defer probe was happening and that clock was disabled by
    UFS driver, causing whole boot to hang on next CMU access.

    Fixes: 753195a749a6 ("clk: samsung: exynos7: Correct CMU_FSYS1 clocks names")
    Signed-off-by: Paweł Chmiel <pawel.mikolaj.chmiel@gmail.com>
    Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
    Link: https://lore.kernel.org/linux-clk/20201024154346.9589-1-pawel.mikolaj.chmiel@gmail.com
    [s.nawrocki: Added comment in the code]
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
    ---
    drivers/clk/samsung/clk-exynos7.c | 7 ++++++-
    1 file changed, 6 insertions(+), 1 deletion(-)

    --- a/drivers/clk/samsung/clk-exynos7.c
    +++ b/drivers/clk/samsung/clk-exynos7.c
    @@ -537,8 +537,13 @@ static const struct samsung_gate_clock t
    GATE(CLK_ACLK_FSYS0_200, "aclk_fsys0_200", "dout_aclk_fsys0_200",
    ENABLE_ACLK_TOP13, 28, CLK_SET_RATE_PARENT |
    CLK_IS_CRITICAL, 0),
    + /*
    + * This clock is required for the CMU_FSYS1 registers access, keep it
    + * enabled permanently until proper runtime PM support is added.
    + */
    GATE(CLK_ACLK_FSYS1_200, "aclk_fsys1_200", "dout_aclk_fsys1_200",
    - ENABLE_ACLK_TOP13, 24, CLK_SET_RATE_PARENT, 0),
    + ENABLE_ACLK_TOP13, 24, CLK_SET_RATE_PARENT |
    + CLK_IS_CRITICAL, 0),

    GATE(CLK_SCLK_PHY_FSYS1_26M, "sclk_phy_fsys1_26m",
    "dout_sclk_phy_fsys1_26m", ENABLE_SCLK_TOP1_FSYS11,

    \
     
     \ /
      Last update: 2021-05-17 18:02    [W:3.368 / U:0.204 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site