lkml.org 
[lkml]   [2021]   [Feb]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 01/49] x86/cpufeatures: Enumerate Intel Hybrid Technology feature bit
    Date
    From: Ricardo Neri <ricardo.neri-calderon@linux.intel.com>

    Add feature enumeration to identify a processor with Intel Hybrid
    Technology: one in which CPUs of more than one type are the same package.
    On a hybrid processor, all CPUs support the same homogeneous (i.e.,
    symmetric) instruction set. All CPUs enumerate the same features in CPUID.
    Thus, software (user space and kernel) can run and migrate to any CPU in
    the system as well as utilize any of the enumerated features without any
    change or special provisions. The main difference among CPUs in a hybrid
    processor are power and performance properties.

    Cc: Andi Kleen <ak@linux.intel.com>
    Cc: Kan Liang <kan.liang@linux.intel.com>
    Cc: "Rafael J. Wysocki" <rafael.j.wysocki@intel.com>
    Cc: "Ravi V. Shankar" <ravi.v.shankar@intel.com>
    Cc: Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>
    Cc: Thomas Gleixner <tglx@linutronix.de>
    Cc: Borislav Petkov <bp@alien8.de>
    Cc: Len Brown <len.brown@intel.com>
    Cc: Tony Luck <tony.luck@intel.com>
    Reviewed-by: Len Brown <len.brown@intel.com>
    Reviewed-by: Tony Luck <tony.luck@intel.com>
    Signed-off-by: Ricardo Neri <ricardo.neri-calderon@linux.intel.com>
    ---
    arch/x86/include/asm/cpufeatures.h | 1 +
    1 file changed, 1 insertion(+)

    diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h
    index 84b8878..2270df3 100644
    --- a/arch/x86/include/asm/cpufeatures.h
    +++ b/arch/x86/include/asm/cpufeatures.h
    @@ -374,6 +374,7 @@
    #define X86_FEATURE_MD_CLEAR (18*32+10) /* VERW clears CPU buffers */
    #define X86_FEATURE_TSX_FORCE_ABORT (18*32+13) /* "" TSX_FORCE_ABORT */
    #define X86_FEATURE_SERIALIZE (18*32+14) /* SERIALIZE instruction */
    +#define X86_FEATURE_HYBRID_CPU (18*32+15) /* This part has CPUs of more than one type */
    #define X86_FEATURE_TSXLDTRK (18*32+16) /* TSX Suspend Load Address Tracking */
    #define X86_FEATURE_PCONFIG (18*32+18) /* Intel PCONFIG */
    #define X86_FEATURE_ARCH_LBR (18*32+19) /* Intel ARCH LBR */
    --
    2.7.4
    \
     
     \ /
      Last update: 2021-02-08 18:50    [W:2.704 / U:0.492 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site