lkml.org 
[lkml]   [2021]   [Nov]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v10 2/3] dt-bindings: clock: lan966x: Add LAN966X Clock Controller
    Date
    This adds the DT bindings documentation for lan966x SoC
    generic clock controller.

    Signed-off-by: Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com>
    Reviewed-by: Rob Herring <robh@kernel.org>
    Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
    ---
    v9 -> v10:
    - No changes.

    v8 -> v9:
    - Added Acked-by: Nicolas Ferre.

    v7 -> v8:
    - No changes.

    v6 -> v7:
    - No changes.

    v5 -> v6:
    - Removed "_clk" in clock-names.
    - Added Reviewed-by.

    v4 -> v5:
    - In v4 dt-bindings, missed adding "clock-names" in required
    properties and example. So, added them.

    v3 -> v4:
    - Updated "clocks" description.
    - Added "clock-names".

    v2 -> v3:
    - Fixed dt_binding_check errors.

    v1 -> v2:
    - Updated example provided for clk controller DT node.

    .../bindings/clock/microchip,lan966x-gck.yaml | 57 +++++++++++++++++++
    1 file changed, 57 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/clock/microchip,lan966x-gck.yaml

    diff --git a/Documentation/devicetree/bindings/clock/microchip,lan966x-gck.yaml b/Documentation/devicetree/bindings/clock/microchip,lan966x-gck.yaml
    new file mode 100644
    index 000000000000..fca83bd68e26
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/clock/microchip,lan966x-gck.yaml
    @@ -0,0 +1,57 @@
    +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    +%YAML 1.2
    +---
    +$id: http://devicetree.org/schemas/clock/microchip,lan966x-gck.yaml#
    +$schema: http://devicetree.org/meta-schemas/core.yaml#
    +
    +title: Microchip LAN966X Generic Clock Controller
    +
    +maintainers:
    + - Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com>
    +
    +description: |
    + The LAN966X Generic clock controller contains 3 PLLs - cpu_clk,
    + ddr_clk and sys_clk. This clock controller generates and supplies
    + clock to various peripherals within the SoC.
    +
    +properties:
    + compatible:
    + const: microchip,lan966x-gck
    +
    + reg:
    + maxItems: 1
    +
    + clocks:
    + items:
    + - description: CPU clock source
    + - description: DDR clock source
    + - description: System clock source
    +
    + clock-names:
    + items:
    + - const: cpu
    + - const: ddr
    + - const: sys
    +
    + '#clock-cells':
    + const: 1
    +
    +required:
    + - compatible
    + - reg
    + - clocks
    + - clock-names
    + - '#clock-cells'
    +
    +additionalProperties: false
    +
    +examples:
    + - |
    + clks: clock-controller@e00c00a8 {
    + compatible = "microchip,lan966x-gck";
    + #clock-cells = <1>;
    + clocks = <&cpu_clk>, <&ddr_clk>, <&sys_clk>;
    + clock-names = "cpu", "ddr", "sys";
    + reg = <0xe00c00a8 0x38>;
    + };
    +...
    --
    2.17.1
    \
     
     \ /
      Last update: 2021-11-03 07:21    [W:4.507 / U:0.360 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site