lkml.org 
[lkml]   [2020]   [Sep]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.8 13/17] arm64: tegra: Add missing timeout clock to Tegra210 SDMMC
    Date
    From: Sowjanya Komatineni <skomatineni@nvidia.com>

    commit 679f71fa0db2d777f39c7a5af7f7c0689fc713fa upstream.

    commit 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support")

    Tegra210 uses separate SDMMC_LEGACY_TM clock for data timeout and
    this clock is not enabled currently which is not recommended.

    Tegra SDMMC advertises 12Mhz as timeout clock frequency in host
    capability register.

    So, this clock should be kept enabled by SDMMC driver.

    Fixes: 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support")
    Cc: stable <stable@vger.kernel.org> # 5.4
    Tested-by: Jon Hunter <jonathanh@nvidia.com>
    Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
    Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
    Link: https://lore.kernel.org/r/1598548861-32373-5-git-send-email-skomatineni@nvidia.com
    Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    arch/arm64/boot/dts/nvidia/tegra210.dtsi | 20 ++++++++++++--------
    1 file changed, 12 insertions(+), 8 deletions(-)

    --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
    +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
    @@ -1180,8 +1180,9 @@
    compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
    reg = <0x0 0x700b0000 0x0 0x200>;
    interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&tegra_car TEGRA210_CLK_SDMMC1>;
    - clock-names = "sdhci";
    + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>,
    + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>;
    + clock-names = "sdhci", "tmclk";
    resets = <&tegra_car 14>;
    reset-names = "sdhci";
    pinctrl-names = "sdmmc-3v3", "sdmmc-1v8",
    @@ -1208,8 +1209,9 @@
    compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
    reg = <0x0 0x700b0200 0x0 0x200>;
    interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&tegra_car TEGRA210_CLK_SDMMC2>;
    - clock-names = "sdhci";
    + clocks = <&tegra_car TEGRA210_CLK_SDMMC2>,
    + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>;
    + clock-names = "sdhci", "tmclk";
    resets = <&tegra_car 9>;
    reset-names = "sdhci";
    pinctrl-names = "sdmmc-1v8-drv";
    @@ -1225,8 +1227,9 @@
    compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
    reg = <0x0 0x700b0400 0x0 0x200>;
    interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&tegra_car TEGRA210_CLK_SDMMC3>;
    - clock-names = "sdhci";
    + clocks = <&tegra_car TEGRA210_CLK_SDMMC3>,
    + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>;
    + clock-names = "sdhci", "tmclk";
    resets = <&tegra_car 69>;
    reset-names = "sdhci";
    pinctrl-names = "sdmmc-3v3", "sdmmc-1v8",
    @@ -1248,8 +1251,9 @@
    compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
    reg = <0x0 0x700b0600 0x0 0x200>;
    interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&tegra_car TEGRA210_CLK_SDMMC4>;
    - clock-names = "sdhci";
    + clocks = <&tegra_car TEGRA210_CLK_SDMMC4>,
    + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>;
    + clock-names = "sdhci", "tmclk";
    resets = <&tegra_car 15>;
    reset-names = "sdhci";
    pinctrl-names = "sdmmc-3v3-drv", "sdmmc-1v8-drv";

    \
     
     \ /
      Last update: 2020-09-04 15:45    [W:4.271 / U:0.080 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site