lkml.org 
[lkml]   [2020]   [Sep]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRepair Ingenic SoCs L2 cache capacity detection.
Date
1.The X1000E SoC has a 4-way L2 cache with a capacity of 128 KiB.
The current code cannot detect its correctly, which will cause the
CU1000-Neo board using the X1000E SoC to report that it has found
a 5-way 320KiB L2 cache at boot time.
2.The JZ4775 SoC has a 4-way L2 cache with a capacity of 256 KiB.
The current code cannot detect its correctly, which will cause the
Mensa board using the JZ4775 SoC to report that it has found a 5-way
320KiB L2 cache at boot time.

This series of patches is to fix this problem.

周琰杰 (Zhou Yanjie) (2):
MIPS: Ingenic: Add system type for new Ingenic SoCs.
MIPS: Ingenic: Fix bugs when detecting L2 cache of JZ4775 and X1000E.

arch/mips/generic/board-ingenic.c | 12 ++++++++++++
arch/mips/include/asm/bootinfo.h | 2 ++
arch/mips/mm/sc-mips.c | 2 ++
3 files changed, 16 insertions(+)

--
2.11.0

\
 
 \ /
  Last update: 2020-09-21 19:46    [W:0.047 / U:1.860 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site