lkml.org 
[lkml]   [2020]   [Jul]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 9/9] arm64: dts: renesas: r8a774e1: Add Ethernet AVB node
    Date
    From: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>

    This patch adds the SoC specific part of the Ethernet AVB
    device tree node.

    Signed-off-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
    Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
    ---
    arch/arm64/boot/dts/renesas/r8a774e1.dtsi | 41 +++++++++++++++++++++--
    1 file changed, 39 insertions(+), 2 deletions(-)

    diff --git a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
    index 599703d87b56..caca319aafcf 100644
    --- a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
    +++ b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
    @@ -695,12 +695,49 @@
    };

    avb: ethernet@e6800000 {
    + compatible = "renesas,etheravb-r8a774e1",
    + "renesas,etheravb-rcar-gen3";
    reg = <0 0xe6800000 0 0x800>;
    + interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
    + interrupt-names = "ch0", "ch1", "ch2", "ch3",
    + "ch4", "ch5", "ch6", "ch7",
    + "ch8", "ch9", "ch10", "ch11",
    + "ch12", "ch13", "ch14", "ch15",
    + "ch16", "ch17", "ch18", "ch19",
    + "ch20", "ch21", "ch22", "ch23",
    + "ch24";
    + clocks = <&cpg CPG_MOD 812>;
    + power-domains = <&sysc R8A774E1_PD_ALWAYS_ON>;
    + resets = <&cpg 812>;
    + phy-mode = "rgmii";
    + iommus = <&ipmmu_ds0 16>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
    -
    - /* placeholder */
    };

    can0: can@e6c30000 {
    --
    2.17.1
    \
     
     \ /
      Last update: 2020-07-13 23:36    [W:4.166 / U:0.212 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site