lkml.org 
[lkml]   [2020]   [May]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v10 3/5] dt-bindings: Document Loongson PCI Host Controller
    Date
    PCI host controller found on Loongson PCHs and SoCs.

    Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
    Reviewed-by: Rob Herring <robh@kernel.org>
    ---
    .../devicetree/bindings/pci/loongson.yaml | 62 +++++++++++++++++++
    1 file changed, 62 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/pci/loongson.yaml

    diff --git a/Documentation/devicetree/bindings/pci/loongson.yaml b/Documentation/devicetree/bindings/pci/loongson.yaml
    new file mode 100644
    index 000000000000..30e7cf1aeb87
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/pci/loongson.yaml
    @@ -0,0 +1,62 @@
    +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    +%YAML 1.2
    +---
    +$id: http://devicetree.org/schemas/pci/loongson.yaml#
    +$schema: http://devicetree.org/meta-schemas/core.yaml#
    +
    +title: Loongson PCI Host Controller
    +
    +maintainers:
    + - Jiaxun Yang <jiaxun.yang@flygoat.com>
    +
    +description: |+
    + PCI host controller found on Loongson PCHs and SoCs.
    +
    +allOf:
    + - $ref: /schemas/pci/pci-bus.yaml#
    +
    +properties:
    + compatible:
    + oneOf:
    + - const: loongson,ls2k-pci
    + - const: loongson,ls7a-pci
    + - const: loongson,rs780e-pci
    +
    + reg:
    + minItems: 1
    + maxItems: 2
    + items:
    + - description: CFG0 standard config space register
    + - description: CFG1 extended config space register
    +
    + ranges:
    + minItems: 1
    + maxItems: 3
    +
    +
    +required:
    + - compatible
    + - reg
    + - ranges
    +
    +examples:
    + - |
    +
    + bus {
    + #address-cells = <2>;
    + #size-cells = <2>;
    + pcie@1a000000 {
    + compatible = "loongson,rs780e-pci";
    + device_type = "pci";
    + #address-cells = <3>;
    + #size-cells = <2>;
    +
    + // CPU_PHYSICAL(2) SIZE(2)
    + reg = <0x0 0x1a000000 0x0 0x2000000>;
    +
    + // BUS_ADDRESS(3) CPU_PHYSICAL(2) SIZE(2)
    + ranges = <0x01000000 0x0 0x00004000 0x0 0x00004000 0x0 0x00004000>,
    + <0x02000000 0x0 0x40000000 0x0 0x40000000 0x0 0x40000000>;
    + };
    + };
    +...
    --
    2.26.2
    \
     
     \ /
      Last update: 2020-05-14 15:18    [W:4.155 / U:0.864 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site