Messages in this thread | | | From | Thomas Gleixner <> | Subject | Re: [PATCH 3/7] x86/fpu/xstate: Add supervisor PASID state for ENQCMD feature | Date | Sun, 26 Apr 2020 13:17:11 +0200 |
| |
Fenghua Yu <fenghua.yu@intel.com> writes: > From: Yu-cheng Yu <yu-cheng.yu@intel.com> > > The IA32_PASID MSR is used when a task submits work via the ENQCMD > instruction.
Is used?
> The per task MSR is stored in the task's supervisor FPU
per task MSR? Lot's of MSRs ....
> PASID state and is context switched by XSAVES/XRSTORS. >
| |