lkml.org 
[lkml]   [2020]   [Mar]   [5]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH] dra7: sata: Fix SATA with CONFIG_ARM_LPAE enabled
From
Date
On 04/03/2020 9:00 am, Roger Quadros wrote:
> Even though the TRM says that SATA IP has 36 address bits
> wired in the SoC, we see bus errors whenever any address
> greater than 32-bit is given to the controller.

Actually, is it really just SATA? I pulled up a couple of DRA7xx TRMs
out of curiosity - thanks for having such easy-to-access documentation
by the way :) - and they both give me a clear impression that the entire
L3_MAIN interconnect is limited to 32-bit addresses and thus pretty much
all the DMA masters should only be able to touch the lower 2GB of DRAM.
Especially the bit that explicitly says "This is a high address range
(Q8 – Q15) that requires an address greater than 32 bits. This space is
visible only for the MPU Subsystem."

Is it in fact the case that the SATA driver happens to be the only one
to set a >32-bit DMA mask on your system?

Robin.

> This happens on dra7-EVM with 4G of RAM with CONFIG_ARM_LPAE=y.
>
> As a workaround we limit the DMA address range to 32-bits
> for SATA.
>
> Cc: Christoph Hellwig <hch@lst.de>
> Cc: Robin Murphy <robin.murphy@arm.com>
> Cc: Rob Herring <robh+dt@kernel.org>
> Reported-by: Yan Liu <yan-liu@ti.com>
> Signed-off-by: Roger Quadros <rogerq@ti.com>
> ---
>
> NOTE: Currently ARM dma-mapping code doesn't account for devices
> bus_dma_limit. This is fixed in [1].
>
> [1] https://lkml.org/lkml/2020/2/18/712
>
> arch/arm/boot/dts/dra7.dtsi | 25 ++++++++++++++++---------
> 1 file changed, 16 insertions(+), 9 deletions(-)
>
> diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi
> index d78b684e7fca..895462c22d1c 100644
> --- a/arch/arm/boot/dts/dra7.dtsi
> +++ b/arch/arm/boot/dts/dra7.dtsi
> @@ -642,15 +642,22 @@
> };
>
> /* OCP2SCP3 */
> - sata: sata@4a141100 {
> - compatible = "snps,dwc-ahci";
> - reg = <0x4a140000 0x1100>, <0x4a141100 0x7>;
> - interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
> - phys = <&sata_phy>;
> - phy-names = "sata-phy";
> - clocks = <&l3init_clkctrl DRA7_L3INIT_SATA_CLKCTRL 8>;
> - ti,hwmods = "sata";
> - ports-implemented = <0x1>;
> + sata_aux_bus {
> + #address-cells = <1>;
> + #size-cells = <2>;
> + compatible = "simple-bus";
> + ranges = <0x0 0x4a140000 0x0 0x1200>;
> + dma-ranges = <0x0 0x0 0x1 0x00000000>;
> + sata: sata@4a141100 {
> + compatible = "snps,dwc-ahci";
> + reg = <0x0 0x0 0x1100>, <0x1100 0x0 0x7>;
> + interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
> + phys = <&sata_phy>;
> + phy-names = "sata-phy";
> + clocks = <&l3init_clkctrl DRA7_L3INIT_SATA_CLKCTRL 8>;
> + ti,hwmods = "sata";
> + ports-implemented = <0x1>;
> + };
> };
>
> /* OCP2SCP1 */
>

\
 
 \ /
  Last update: 2020-03-05 17:05    [W:0.089 / U:2.632 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site